High-speed memory retrieval with auditorily presented stimuli
نویسندگان
چکیده
منابع مشابه
High Speed Processor - Memory Interfaces
High performance I/O interface design is becoming a very important research area within VLSI. Increases in microprocessor clock frequencies have dramatically outpaced increases in I/O bandwidth, resulting in a bottleneck between processors and memory. This proposal discusses the issues relevant to high speed interface design. Studies are described that will allow for the design of a high speed,...
متن کاملHigh-Density High-Speed Holographic Memory
An innovative holographic memory system has been developed at JPL for high-density and high-speed data storage in a space environment. This system utilizes a newly developed electro-optic (E-O) beam steering technology to achieve a design goal of up to 250 Gb storage in a cubic photorefractive crystal with up to 1 Gb/sec transfer rate. Recently, a compact CD-sized holographic memory breadboard ...
متن کاملHigh-speed scanning in human memory.
When subjects judge whether a test symbol is contained in a short memorized sequence of symbols, their mean reaction-time increases linearly with the length of the sequence. The linearity and slope of the function imply the existence of an internal serial-comparison process whose average rate is between 25 and 30 symbols per second.
متن کاملHigh-speed, acousto-optically addressed optical memory.
A page-oriented, angle-multiplexed volume holographic optical-memory recording system has been constructed. This memory is addressed by the use of an acousto-optic deflector with a random-access time of 16 µs per page. This enables data transfer rates of 5.28 Gbits/s when pages of binary data are being stored. The reconstruction quality of images stored as memory pages is assessed with the qual...
متن کاملNew High Speed GaAs Memory Cell
This paper describes an experimental GaAs MESFET static memory cell which overcomes the principal disadvantages of the conventional cell implementation. Cell size is 36x37 μm2 at 0.6 μm gate length. An experimental 32 word x 32bit array has been designed. From simulation results, an address access time of 1ns has been obtained. The cell can be operated at the single supply voltage from 1V to 2V...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Perception & Psychophysics
سال: 1971
ISSN: 0031-5117,1532-5962
DOI: 10.3758/bf03208953